

Fig. 1





Fig. 2

Ñ

MV Interface Description

This interface uses additional pins to provide Tag/mode selection info for future implementations of high latency RDC designs with latency could be more than one sector long

MCMD timing chart for Write/Read operations





High latency write




Fig. 4




Fig. 5